Transistor level automatic layout generator for non-complementary CMOS cells | IEEE Conference Publication | IEEE Xplore