A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes | IEEE Conference Publication | IEEE Xplore