Efficient timing closure with a transistor level design flow | IEEE Conference Publication | IEEE Xplore