Reduction of process variation effect on FPGAs using multiple configurations | IEEE Conference Publication | IEEE Xplore