Architectural synthesis of DSP circuits under simultaneous error and time constraints | IEEE Conference Publication | IEEE Xplore