4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR | IEEE Conference Publication | IEEE Xplore