Exploiting maximum throughput in 3D multicore architectures with stacked NUCA cache | IEEE Conference Publication | IEEE Xplore