Topology synthesis of analog circuits with yield optimization and evaluation using pareto fronts | IEEE Conference Publication | IEEE Xplore