An easily testable routing architecture of FPGA | IEEE Conference Publication | IEEE Xplore