On-chip structure and addressing scheme design for 2-D block data processing in a 64-core array system | IEEE Conference Publication | IEEE Xplore