Early planning for RT-level delay insertion during clock skew-aware register binding | IEEE Conference Publication | IEEE Xplore