Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method | IEEE Conference Publication | IEEE Xplore