A fault-tolerant network-on-chip design using dynamic reconfiguration of partial-faulty routing resources | IEEE Conference Publication | IEEE Xplore