A 16 GB 1024 GB/s HBM3 DRAM with On-Die Error Control Scheme for Enhanced RAS Features | IEEE Conference Publication | IEEE Xplore