On test generation for combinational circuits consisting of AND and EXOR gates | IEEE Conference Publication | IEEE Xplore