An investigation of circuit partitioning for parallel test generation | IEEE Conference Publication | IEEE Xplore