A concurrent checking scheme for single and multibit errors in logic circuits | IEEE Conference Publication | IEEE Xplore