A testable static RAM structure for efficient coverage of pattern sensitive faults | IEEE Conference Publication | IEEE Xplore