Fault injection scan design for enhanced VLSI design verification | IEEE Conference Publication | IEEE Xplore