Analysis of redundant structures in combinational circuits | IEEE Conference Publication | IEEE Xplore