On parallel switch level fault simulation | IEEE Conference Publication | IEEE Xplore