On the design of at-speed testable VLSI circuits | IEEE Conference Publication | IEEE Xplore