On completely robust path delay fault testable realization of logic functions | IEEE Conference Publication | IEEE Xplore