Designing a testable system on a chip | IEEE Conference Publication | IEEE Xplore