Hierarchical test access architecture for embedded cores in an integrated circuit | IEEE Conference Publication | IEEE Xplore