Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm | IEEE Conference Publication | IEEE Xplore