Automatic insertion of scan structure to enhance testability of embedded memories, cores and chips | IEEE Conference Publication | IEEE Xplore