Behavioral fault modeling in a VHDL synthesis environment | IEEE Conference Publication | IEEE Xplore