An efficient test relaxation technique for synchronous sequential circuits | IEEE Conference Publication | IEEE Xplore