Testable sequential circuit design: a partition and resynthesis approach | IEEE Conference Publication | IEEE Xplore