Special session 8C: Panel EDA for analog DFT/ATPG – will SoC cost pressures make this a reality? | IEEE Conference Publication | IEEE Xplore