Easing the verification bottleneck using high level synthesis | IEEE Conference Publication | IEEE Xplore