Low-power test planning for arbitrary at-speed delay-test clock schemes | IEEE Conference Publication | IEEE Xplore