Reliable cache design with on-chip monitoring of NBTI degradation in SRAM cells using BIST | IEEE Conference Publication | IEEE Xplore