Testing retention flip-flops in power-gated designs | IEEE Conference Publication | IEEE Xplore