Trading off area, yield and performance via hybrid redundancy in multi-core architectures | IEEE Conference Publication | IEEE Xplore