Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/RF ICs | IEEE Conference Publication | IEEE Xplore