At-speed capture global noise reduction & low-power memory test architecture | IEEE Conference Publication | IEEE Xplore