Exploiting built-in delay lines for applying launch-on-capture at-speed testing on self-timed circuits | IEEE Conference Publication | IEEE Xplore