Optimisation of variability tolerant logic cells using multiple voltage supplies | IEEE Conference Publication | IEEE Xplore