Design and analysis of phase locked loop in 90nm CMOS | IEEE Conference Publication | IEEE Xplore