Parallel logic level simulation of VLSI circuits | IEEE Conference Publication | IEEE Xplore