A 40nm Low Power High Stable SRAM Cell Using Separate Read Port and Sleep Transistor Methodology | IEEE Conference Publication | IEEE Xplore