Design of Area-Power-Delay Efficient Square Root Carry Select Adder | IEEE Conference Publication | IEEE Xplore