Using field programmable gate arrays to scale up the speed of holographic video computation

Thomas A. Nwodoh

doi:10.1117/1.1579488

1 July 2003 Using field programmable gate arrays to scale up the speed of holographic video computation

Thomas A. Nwodoh

Journal of Electronic Imaging, Vol. 12, Issue 3, (July 2003). https://doi.org/10.1117/1.1579488

The generation of computer-generated holographic fringes for real-time holographic video (holovideo) display is very computation-intensive, requiring the development of such special systems as the Massachusetts Institute of Technology (MIT) Media Lab's "Holo-Chidi" system, which can generate and display holovideo at video rates. The Holo-Chidi system is made of two sets of cards—the set of processor cards and the set of video concentrator cards (VCCs). The processor cards are used for hologram computation, data archival/retrieval from a host system, and higher level control of the VCCs. The VCC formats compute holographic data from multiple hologram computing processor cards, converting the digital data to analog form to feed the acousto-optic modulators of the Media Lab's "MarkII" holographic display system. The generation of the holographic fringes from the 3-D numerical description of a scene takes place inside field-programmable gate arrays (FPGAs) resident in the processor card. These large FPGAs employ several superposition processing pipelines, all working in parallel to generate the fringes of the hologram frame. With nine processor boards, there are the equivalent of about 288 superposition "processors" generating the fringes simultaneously. A Holo-Chidi system with three VCCs has enough frame buffering capacity to hold up to 32 36-Mbyte hologram frames at a time. Precomputed holograms can also be loaded into the VCC from a host computer through the low-speed universal serial bus (USB) port.

©(2003) Society of Photo-Optical Instrumentation Engineers (SPIE)

Citation Download Citation

Thomas A. Nwodoh "Using field programmable gate arrays to scale up the speed of holographic video computation," Journal of Electronic Imaging 12(3), (1 July 2003). https://doi.org/10.1117/1.1579488

Published: 1 July 2003

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $24.00

Non-members: $28.00 ADD TO CART

JOURNAL ARTICLE
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Holograms

Voltage controlled current source

Field programmable gate arrays

Holography

Video

Clocks

Stereo holograms

Show All Keywords

Keywords/Phrases

Search In:

Publication Years