© World Scientific Publishing Company

Experimental evidence of chaos from memristors

LUCIA VALENTINA GAMBUZZA, LUIGI FORTUNA, MATTIA FRASCA

DIEEI, University of Catania, Viale A. Doria, 6 Catania, 95125, Italy mfrasca@diees.unict.it

ELLA GALE

Bristol Robotics Laboratory, Coldharbour Lane, Bristol, BS16 1QY Email: ella.gale@brl.ac.uk Applied Mathematics & Sciences, Khalifa University of Science, Technology and Research, Abu Dhabi, United Arab Emirates, PO Box 127788

Received (to be inserted by publisher)

Until now, most memristor-based chaotic circuits proposed in the literature are based on mathematical models which assume ideal characteristics such as piece-wise linear or cubic nonlinearities. The idea, illustrated here and originating from the experimental approach for device characterization, is to realize a chaotic system exploiting the non-linearity of only one memristor with a very simple experimental set-up using feedback. In this way a simple circuit is obtained and chaos is experimentally observed and is confirmed by the calculation of the largest Lyapunov exponent. Numerical results using the Strukov model support the existence of robust chaos in our circuit. This is the first experimental demonstration of chaos in a real memristor circuit and suggests that memristors are well placed for hardware encryption.

Keywords: Chaos; Memristor; Nonlinear dynamics

1. Introduction

The memristor is the first (and possibly the only) non-linear fundamental circuit element, and, as such, has a lot to offer to those interested in non-linear dynamics. By virtue of being a fundamental element, we can be reasonably certain that it's the simplest non-linear circuit element. It is a physical device, announced to the world in 2008 [Strukov *et al.*, 2008], although its existence was predicted many years earlier in 1971 [Chua, 1971]. The non-linear behaviour arises because the memristor relates the total history of the charge (the time integral of current), that has passed through the device, with the total history of the magnetic flux (the time integral of voltage) [Chua, 1971].

Since the first physical realization of a memristor [Strukov *et al.*, 2008] a huge amount of effort has been devoted to the study of materials and manufacturing techniques for memristor devices, as well as theoretical models, (as is covered in detail in a recent review [Gale, 2014]). In terms of materials, the first and archetypal memristor is a device made of titanium dioxide sandwiched between platinum electrodes. Studies on TiO₂ memristor [Strukov *et al.*, 2008] have shown that the main cause of the memristive effect is the motion of oxygen vacancies from the high resistance layer, the TiO₂ layer, to the sub-oxide (TiO_{2-x}), or low resistance layer, under the application of an external bias: it is this interconversion that changes the resistance of the device. The realization of the active layer requires expensive techniques, such nano-imprint

$2 \quad Gambuzza, \ Fortuna, \ Frasca, \ Gale$

lithography and atomic layer deposition, followed by subsequent annealing at high temperature. Most memristors are fabricated by atomic layer deposition as perfect crystals and annealing is usually required to introduce vacancies, as these are errors in a perfect crystal. The fabrication techniques significantly influence the device performance and significantly impact the cost-effectiveness of the device. For this reason, new methods, typical of the printing industry, screen printing or ink-jet printing, have been also investigated for the realization of memristive devices [Duraisamy *et al.*, 2012; Choi *et al.*, 2012]. Despite the numerous realizations of memristors, a breakthrough in ease of manufacturing was the fabrication of a device by spin-coating a titanium isopropoxide solution on a flexible plastic substrate [Gergel-Hackett *et al.*, 2009]. Unlike devices created by atomic deposition, sol-gel and ink-jet printed devices already have vacancy errors, so they require no annealing step for the formation of the active layer. In this paper, we make use of flexible TiO₂ memristors [Gale *et al.*, 2014b].

Memristors belong to the class of resistive switching devices, which in recent years, attracted a lot of interest for memory, logic and neuromorphic applications. In particular, the memory effect is due to the possibility to switch the status of the device, through SET and RESET processes, between two states, the high resistance state (HRS), and the low resistance state (LRS). In bipolar RRAM, the SET and RESET processes occur through the formation/dissolution of conductive filaments [Ielmini, 2011]. This mechanism is controlled by a compliance current. Depending on the compliance current, during the switching of a metal-insulator-metal structure between the HRS and the LRS, random telegraph noise (RTN) may be observed. RTN can be reduced with proper SET and RESET processes, but, on the contrary, fluctuations of current at different resistance states can be exploited for non-destructive studies of switching phenomena at microscopic scale [Ielmini *et al.*, 2010]. RTN is also used as the principle for true random number generators based on a contact resistive RAM [Huang *et al.*, 2012].

As resistive switching devices, the memristors are also of interest for implementation of Boolean logic gates [Borghetti et al., 2010; Rose et al., 2012; Gale et al., 2013; Kvatinsky et al., 2014; Vourkas et al., 2014], for applications as nonvolatile memories [Ho et al., 2011], and as synapses in neuromorphic circuits [Jo et al., 2010]. Due to its non-linearity, the use of the memristor as nonlinear component in chaotic circuits [Muthuswamy, 2010] has been envisaged. To this aim the memristor has been used to substitute for Chua's diode in versions of Chua's circuits [Itoh & Chua, 2008; Muthuswamy, 2010; Muthuswamy & Chua, 2009] and simulated chaos has been observed [Messias et al., 2010; Bao et al., 2010a,b; Bo-Cheng et al., 2011]. Most of the memristor-based oscillators used in these chaotic circuit simulations assume ideal characteristics for the memristor is a passive non-symmetrical element having a non-linearity different from the one most frequently investigated, its use for chaotic circuits design is not trivial. Specifically, the non-linearity assumed in literature is usually a continuously varying function or a piece-wise linear-continuously varying function for filamentary type devices.

We would like to demonstrate experimentally that the memristor can be used as the non-linear element in a chaotic circuit. The first step is to demonstrate that simulated circuits including a realistic model of memristor exhibit chaos, this has been done in [Buscarino *et al.*, 2012, 2013] where recently a gallery of chaotic circuits using the HP model has been proposed: these papers utilised a particular configuration of two memristors connected in anti-parallel, which allowed the authors obtain a symmetrical characteristic suitable for chaos generation. This sub-circuit has been experimentally realised in [Gale *et al.*, 2014a] where circuits made of 2 or 3 memristors were found to give rise to complex dynamics. What has not been done is to conclusively demonstrate chaotic dynamics in an experimental circuit containing a memristor and to do so with only one non-linearity in the circuit (i.e. only one memristor). In our experiments we do not apply specific SET and RESET processes, but we drive the memristor by a signal which is function of the actual status of the device, exploiting its switching properties to obtain deterministic chaos.

The aim of this work is to provide an experimental demonstration of chaos with memristive devices. For this purpose, a simple experimental set-up is proposed in Sec. 2.1, where chaos can be uniquely attributed to the presence of the memristor, as described in Sec. 3.1. We then perform a numerical simulation of the set-up as described in Sec. 2.2 using the simplest model available and explore the parameter space to demonstrate that the chaos is a robust phenomenon observed over a large parameter space in Sec. 3.2. In Sec. 4 the conclusions of the work are drawn.

2. Methodology

2.1. Experimental

The idea underlying the experimental set-up originates from the way in which memristors are usually characterized. One of the main fingerprints of memristors is the pinched hysteresis loop in the v - i plane measured under periodic excitation [Chua, 2011; Biolek *et al.*, 2013]. A commonly used technique to obtain the v - i characteristics is to apply a sinusoidal voltage input to the memristor (alternatively, the time response is studied through the application of pulse functions) and to measure the current through the device. To do this, a (Keithley 2602) programmable sourcemeter is commonly used because it allows the tuning of the input parameter and the recording of the current. The core of this work is to dynamically change the parameters of the input waveforms as a function of the actual state of the memristor, to our knowledge, this is the first experiment using such a feedback loop.

The memristor used in this work has a sandwich structure of Al-TiO₂-Al: the aluminium electrodes were sputter-coated onto PET plastic substrate via a mask as in [Gergel-Hackett *et al.*, 2009; Gale *et al.*, 2014c], the sol-gel layer [Gale *et al.*, 2014c] was deposited via spin-coating (spun at 33r/s for 60s) and then left under vacuum to hydrolyse for an hour as in [Gale *et al.*, 2014b]. The electrodes are 4mm wide, crossed at 90°, giving an active area of 16mm², the titanium gel layer is 40nm thick. In contrast to other more expensive techniques for the fabrication of the active layer, the spin-coated memristor was created with a simple procedure, and without the need for a forming step.

The experimental methodology consists of two separate steps. In the first, we test the memristive behavior by exciting it with a periodic input and observing the behavior in the v - i plane. In the second step, we drive the memristor with pulses which are related to the actual state of the memristor through a law discussed in details below. The first step corresponds to operating the memristor in open loop conditions, while the second in feedback mode. In feedback conditions the whole system operates without external inputs, so the actual status of the system (which includes the memristor status and the voltage applied to it) is the result of an autonomous evolution.

The memristor characterisation analysis (first step of our methodology) was performed by setting the sourcemeter to run linear voltage sweeps between a range of $\pm 1V$, with a voltage step size of 0.02V and a settling time of 0.01s (settling time is the delay period after which the measurement is made). The signal may be viewed as the DC equivalent of an AC waveform with a frequency of 0.5Hz. The measurements have been repeated several times to test the device performance over iterated cycles.

In the second step, we investigate the effect of establishing a relationship between the measured current and the next sample of the applied voltage signal, that is, we drive the memristor on the basis of the current flowing through it. This is particularly simple to realize since it only requires a memristor and a programmable sourcemeter. The scheme adopted to test for non-linear dynamics is illustrated in Fig. 1, where v(t) indicates the voltage applied to the memristor, i.e. a digital-to-analog converted signal. The memristor current, indicated as i(t), is sampled as a sequence of measurements i_h . Each sample i_h is used to generate the next voltage sample v_{h+1} through the relation:

$$v_{h+1} = r(1 - ki_h) \tag{1}$$

where k and r are constant tunable parameters. The sequence of samples v_h is converted into the analog signal v(t) through the zero-order hold (ZOH), so that:

$$v(t) = v_h, t_h \le t < t_{h+1}$$
(2)

with $t_h = h\Delta T$, where ΔT is the sampling time. The sampling of i(t) occurs immediately before the sweep of the voltage from v_h to v_{h+1} , that is, $i_h = i(t)|_{t=t_{h+1}^-}$. We note that Eq. (1) is linear, so that any non-linearity in the system comes from the memristor.

The sampler, the processor implementing Eq. (1) and the ZOH are all implemented in the sourcemeter. During operations in feedback conditions, in the sourcemeter Eq. (1) is iterated, so that the voltage levels are automatically generated for a given time window during which a number of samples of the waveforms



Fig. 1. The memristor based circuit.

is acquired. Specifically, we used a Keithley 2602 programmable sourcemeter to apply a step-wise sweep voltage (both the step amplitude and the duration can be programmed). We used steps with fixed duration so that the applied waveform is a continuous-time signal generated by the conversion of a discrete-time signal through a zero-order hold. The measurement is made at each step after a specified delay period (the sampling time ΔT). Lyapunov exponents of the data were calculated using the TISEAN package [Hegger *et al.*, 1999], which is based on Rosenstein's algorithm [Rosenstein *et al.*, 1993].

2.2. Simulational

Many models of memristors, ranging from very simple ones to ones incorporating a very detailed level of description of the phenomena occurring in the device, have been proposed in literature. The first electronic engineering model of a memristor was Chua's original model in 1971 [Chua, 1971], this model offered a way to relate the circuit measurables to the state of the system, but was too abstract to model specific systems. The first materials science model of a memristor was in the original Strukov paper [Strukov et al., 2008], this included a very simple approach based on modelling the memristor as a space-conserving variable resistor, where the boundary, w, between TiO_2 and TiO_{2-x} (Fig. 2) is used as a state variable which holds the memory of the device (this fits the chemistry of the system, as when the voltage is removed the oxygen vacancies do not dissipate like electrons or holes do in semiconductors, but remain 'remembering' a state). The Strukov model assumes a linear dopant drift under a finite uniform field, which is widely thought to be unlikely in thin-film [Strukov & Williams, 2009]. Several papers have attempted to improve on this, by introducing a window function to prevent the system from going outside of its bounds 0 and D, the thickness of the device, and slowing the boundary down near the edges [Joglekar & Wolf, 2009; Biolek et al., 2009; Prodromakis et al., 2011]. Nonetheless, the original model allows ease of modelling and simplicity to the interpretation of results as long as the simulation code takes care to avoid w taking un-physical values, and has been widely adopted for simulations [Pazienza & Albo-Canals, 2011; Albo-Canals & Pazienza. 2012]. More realistic models have also been proposed, an example is [Pickett et al., 2009] which gives good agreement with the experimental data, but requires 8 fitting parameters and contains difficult to simulate terms.

We show here that the presence of chaos is demonstrated even with a very simple model capturing only the main characteristics of the memristive behavior. Specifically, numerical results are obtained by substituting the memristor in the scheme of Fig. 1 with its modelling equations as proposed by Strukov et al. [Strukov *et al.*, 2008]: the resulting simulational scheme is shown in Fig. 3. The relationship between current and voltage in the memristor is governed by:

$$i(t) = v(t) / \left(R_{ON} \frac{w(t)}{D} + R_{OFF} \left(1 - \frac{w(t)}{D} \right) \right) .$$

$$(3)$$

The variable w(t) (the width of the doped region) represents an internal memory variable limited to values between zero and D, the thickness of the device, and is characterized by the following dynamics:

Experimental evidence of chaos from memristors 5



Fig. 2. Schematic representation of a TiO₂ memristor.



Fig. 3. Scheme used for numerical analysis of the memristor based circuit.

$$\dot{w}(t) = \eta \frac{\mu_v R_{ON}}{D} i(t) \tag{4}$$

where η characterizes the polarity of the memristor ($\eta = 1$ if the doped region is expanding, $\eta = -1$ otherwise), μ_v is the oxygen vacancy ion mobility, and R_{ON} (R_{OFF}) is the resistance of the device in its lowest (highest) resistance state. Following [Strukov *et al.*, 2008] Eqs. (3) and (4) may be rescaled to obtain:

$$i(t) = v(t) / \left(\bar{w}(t) + \beta \left(1 - \bar{w}(t) \right) \right)$$
(5)

and

$$\dot{\bar{w}}(t) = \eta i(t) \tag{6}$$

where $\beta = R_{OFF}/R_{ON}$ and time is now expressed in the units of $t_0 = D^2/\mu_v v_0$, with $v_0 = 1V$. The numerical simulations have been based on Eqs. (5) and (6), which are dimensionless and contain only one parameter (β).

3. Results

3.1. Experimental results

The experimental results are reported for two devices, indicated as memristor 1 and memristor 2. The two memristors were fabricated with the same procedure, however parametric tolerances due to the fabrication process do appear. We first describe the v - i characterization under periodic excitation of the memristors



Fig. 4. Two v - i curves for one of the memristors (memristor 1) used in the experiments (similar results were seen for memristor 2 and are not shown). The input signal is a linear voltage sweep between a range of $\pm 1V$, with a voltage step size of 0.02V and a settling time of 0.01s, that is the DC equivalent of an AC waveform with a frequency of 0.5Hz.



Fig. 5. Experimental results: time evolution of current and voltage in the memristor 1 based circuit for r = 0.25 and k = 1750.

analyzed in this work. The results, which refer to memristor 1, are reported in Fig. 4, showing that the resistance change is not fully reversed over the range of the hysteresis loop. However, in view of the application as chaos generator, this does not represent a severe issue, since the non-linearity is not required to be time-invariant. Similar behavior has been obtained for memristor 2.

The spin-coated TiO₂ memristor was then controlled by a feedback signal generated by using the scheme of Fig. 1. In both cases chaos has been observed, but the two devices required a different parameter tuning of the control law (1). For memristor 1 we have chosen r = 0.25 and k = 1750 and obtained the waveforms shown in Fig. 5. For memristor 2 we have chosen k = 850 and r = 0.25; the time evolution of i(t) and v(t) is reported in Fig. 6. Starting from the acquired data reported in Figs. 5 and 6 we have estimated the largest Lyapunov exponents: for the data referring to memristor 1 (Fig. 5) the largest Lyapunov exponent is $\lambda_{max} = 0.7947$, and for the data from memristor 2 (Fig. 6) $\lambda_{max} = 0.9230$. The existence of positive values for the largest Lyapunov exponent indicates that the behavior is chaotic. As the rest of the set-up was linear, this chaos arises from the memristor, and thus we have demonstrated chaotic dynamics from a single memristor device.

Experimental evidence of chaos from memristors 7



Fig. 6. Experimental results: time evolution of current and voltage in the memristor 2 based circuit for r = 0.25 and k = 850.



Fig. 7. Trend of the current (a) and voltage (b) of the memristor circuit for k = 10 and $\beta = 100$.

3.2. Numerical results

In order to demonstrate that the chaos observed with our devices was a real effect generally due to the memristor behaviour, we simulated the set-up and numerically analyzed it with respect to the parameters k and β . Several regions in the parameter space for which chaotic behavior arises were found. An example of chaotic behavior is reported in Fig. 7 where the time evolutions of the variables v(t) and i(t) are shown for k = 10 and $\beta = 100$. In Fig. 8 the bifurcation diagram with respect to k (for $\beta = 100$) is illustrated, it shows alternating windows of periodic behavior and chaos. The bifurcation diagram with respect to β is reported in Fig. 9 (for k = 10), showing how chaos is preserved for a wide range of values of the constitutive parameter β . Since β may vary in real memristors due to technology, fabrication process and device characteristics, the robustness with respect to this parameter is particularly important.

We observe that the numerical results have been obtained with a dimensionless set of equations; the parameters of the control law (k and r) have been rescaled during the experimental tests. The numerical results show that chaos can be generated using this approach. However, the waveforms observed in the experiments and in the numerical simulations do not coincide, indicating that the simplified mathematical model of Eqs. (3)-(4) is able to capture the general behavior of the system, but not the details of the waveforms observed in the experiments. This shows that the chaotic behaviour comes from an aspect of the memristor that is captured qualitatively by the simplest possible memristor model. However, we



Fig. 8. Bifurcation diagram of the memristor circuit with respect to k ($\beta = 100, r = 1$).



Fig. 9. Bifurcation diagram of the memristor circuit with respect to β (k = 10, r = 1).

strongly suspect that further work involving using more complicated models will produce numerical results closer to experimental data, and this might provide memristor modellers a test case for the improvement of their models.

It is interesting to ask why the memristor allows chaos to arise in such a simple system, and the fact that such a simple model of memristance demonstrates chaotic dynamics provides a clue. As mentioned earlier, the memristor non-linearity is not time-invariant, and it is known that memristors possess a memory. We posit that it is specifically the interaction of this time-varying memory with the time-based feedback that gives rise to chaos in this system (as the voltage for each step is generated on the data from the previous step, there is a memory in the experimental system). The simulation equations are so simple that there is only one time-varying variable, w(t) which is the internal state of the memristor and its memory. This variable depends on i(t) (which is linearly updated through the feedback) but also on the past history of the memristor through a functional which, instead, is non-linear.

4. Conclusions

In this work experimental findings on the generation of chaos with a spin-coated memristor are presented. The experimental set-up consists of a single memristor driven by a linear control law relating the applied voltage to the actual value of the current flowing in it. This feedback law does not introduce any non-linearity, so that the observed behavior can be uniquely attributed to the memristor characteristics. Chaotic waveforms have been experimentally observed in several samples of spin-coated memristors and confirmed

by a numerical analysis. The largest Lyapunov exponent has been calculated in the experimental timeseries, and the positive value obtained indicates chaotic dynamics. A simple model of memristive behavior has been shown to be sufficient to reproduce the onset of chaos, although capturing all the features of the waveforms observed in the experiments requires a more detailed model. The experiments showing the irregularity of the behavior of the circuit demonstrate the suitability of this simple approach to generate chaos with memristors and suggests that memristors might be useful components for hardware chaos-based encryption.

The analysis performed through the use of the Strukov model suggests that the main mechanism explaining chaos in the experimental and simulation behaviors is the presence of the pinched hysteretic behavior. However, as in the experiments specific SET and RESET processes are not applied, it cannot be excluded the presence of RTN, which on the contrary could be a possible explanation for the differences between experimental and simulation results.

References

- Albo-Canals, J., & Pazienza, G. E. [2012] "A brief analysis of the main SPICE models of the memristor," Proc. of 19th IEEE Int. Conf. Electronics, Circuits and Systems (ICECS 2012), pp. 861–864.
- Bao, B. C., Liu, Z., & Xu, J. P. [2010a] "Steady periodic memristor oscillator with transient chaotic behaviours," *Electron. Lett.*, pp.237–238.
- Bao, B. C., Xu, J. P., & Liu, Z. [2010b] "Initial state dependent dynamical behaviors in a memristor based chaotic circuit," *Chin. Phys. Lett.*, 27, pp.070504.
- Biolek, Z., Biolek, D., & Biolkova, V. [2009] "SPICE model of memristor with nonlinear dopant drift," *Radioengin.*, 18, pp. 210–214.
- Biolek, D., Biolek, Z., Biolkov, V., & Kolka, Z. [2013] "Some fingerprints of ideal memristors," Circuits and Systems (ISCAS), 2013 IEEE International Symposium on, pp. 201–204.
- Bo-Cheng, B., Ping, X. J., Guo-Hua, Z., Zheng-Hua, M., & Zou Ling [2011] "Chaotic memristive circuit: equivalent circuit realization and dynamical analysis," *Chin. Phys. B*, **20**, pp.120502 (7pp).
- Borghetti, J., Snider, G.D., Kuekes, P.J., Yang, J.J., Stewart, D.R. & Williams, R. S. [2010] "Memristive switches enable stateful logic operations via material implication," *Nature*, 464, pp.878-876.
- Buscarino, A., Fortuna, L., Frasca, M., & Gambuzza, L. V. [2012] "A chaotic circuit based on Hewlett-Packard memristor," *Chaos*, **22**, pp. 1250070–1–13.
- Buscarino, A., Fortuna, L., Frasca, M., & Gambuzza, L. V. [2013]. "A gallery of chaotic oscillators based on HP memristor," Int. J. Bifurcation and Chaos, 23(05).
- Choi, K. H., Mustafa, M., Rahman, K., Jeong, B. K., & Doh Y. H. [2012] "Cost-effective fabrication of memristive devices with ZnO thin film using printed electronics technologies," *Appl. Phis. A*, **106**(1), pp. 165-170.
- Chua, L.O. [1971] "Memristor the missing circuit element," *IEEE Trans. on Circuit Theory*, 18, pp. 507–519.
- Chua, L. O. [2011] "Resistance switching memories are memristors," *Applied Physics A*, **102**(4), pp. 765-783.
- Duraisamy, N., Muhammad, N. M., Kim, H. C., Jo, J. Do, & Choi, K. H. [2012] "Fabrication of TiO2 thin film memristor device using electrohydrodynamic inkjet printing," *Thin Solid Films*, **520**, pp. 5070–5074.
- Gale, E., de Lacy Costello, B., & Adamatzky, A. [2013] "Boolean logic gates from a single memristor via low-level sequential logic," Unconventional Computation and Natural Computation 7956. Springer Berlin Heidelberg, 79–89.
- Gale, E. [2014] "Memristors and ReRAM: Materials, Mechanisms and Models (a review)," Semiconductor Science and Technology, 29, 104004
- Gale, E., de Lacy Costello, B., & Adamatzky, A. [2014a] "Emergent Spiking in non-ideal memristor networks," *Microelectronics Journal*.
- Gale, E., Pearson, D., Kitson, S., Adamatzky, A., & de Lacy Costello, B. [2014b] "The effect of changing electrode metal on solution-processed flexible titanium dioxide memristors," *Materials Physics and*

10 REFERENCES

Chemistry, in press.

- Gale, E., Mayne, R., Adamatzky, A., & de Lacy Costello, B. [2014c] "Drop-coated Titanium Dioxide Memristors," *Materials Chemistry and Physics*, **143**(2), pp. 524–529.
- Gergel-Hackett, N., Hamadani, B., Dunlap, B., Suehle, J., Richter, C., Hacker, C., & Gundlach, D. [2009] "A flexible solution-processed memristor," *IEEE Electron Device Lett.*, **30**(7), pp. 706–708.
- Hegger, R., Kantz, H., & Schreiber, T. [1999] "Practical implementation of nonlinear time series methods: The TISEAN package," Chaos, 9(2), pp.413–435.
- Ho, Y., Huang, G. M., & Li, P. [2011] "Dynamical properties and design analysis for nonvolatile memristor memories," *IEEE Trans. Circuits Sys. -I*, 58(4), 724-736.
- Huang, C. Y., Shen, W. C., Tseng, Y. H., King, Y. C., & Lin, C. J. [2012] "A contact-resistive randomaccess-memory-based true random number generator," *Electron Device Letters, IEEE*, **33**(8), pp. 1108-1110.
- Ielmini, D., Nardi, F., & Cagli, C. [2010] "Resistance-dependent amplitude of random telegraph-signal noise in resistive switching memories," Applied Physics Letters, 96(5), pp. 053503.
- Ielmini, D. [2011] "Modeling the universal set/reset characteristics of bipolar RRAM by field-and temperature-driven filament growth," *Electron Devices*, *IEEE Transactions on*, 58(12), pp. 4309-4317.
- Itoh, M., & Chua, L. O. [2008] "Memristor Oscillators," Int. J. Bifurcation and Chaos, 18, pp. 3183–3206.
- Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., & Lu, W. [2010] "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.*, 10(4), pp. 1297–1301.
- Joglekar Y. N., & Wolf, S. J. [2009] "The elusive memristor: properties of basic electrical circuits," Eur. J. Phys., 30, pp. 661–675.
- Kvatinsky, S. and Belousov, D. and Liman, S. and Satat, G. and Wald, N. and Friedman, E.G. and Kolodny, A. and Weiser, U.C. [2014] "MAGIC Memristor-Aided Logic," *IEEE Transactions on Circuits and Systems II*, 61(11), pp.895–899.
- Messias, M., Nespoli, C., & Botta, V. A. [2010] "Hopf bifurcation from lines of equilibria without parameters in memristor oscillators," Int. J. Bifurcation and Chaos, 20, pp. 437–450.
- Muthuswamy, B., & Chua, L. O. [2009] "Simplest Chaotic Circuit," Int. J. Bifurcation and Chaos, 20, pp. 1567.
- Muthuswamy, B. [2010] "Implementing memristor based chaotic circuits," Int. J. Bifurcation and Chaos, **20**, pp. 1335–1350.
- Pazienza, G. E., & Albo-Canals, J. [2011] "Teaching Memristors to EE Undergraduate Students [Class Notes]," *IEEE Circ. Sys. Magazine*, **11**, pp. 36–44.
- Pickett, M. D., Strukov, D. B., Borghetti, J. L., Yang, J. J., Snider, G. S., Stewart, D. R., & Williams, R. S. [2009] "Switching dynamics in titanium dioxide memristive devices," J. Appl. Phys., 109, 074508.
- Prodromakis, T., Peh, B. P., Papavassiliou, C., & Toumazou, C. [2011] "A versatile memristor model with non-linear dopant kinetics," *IEEE Trans. Electron. Dev.*, **30**, pp. 3099-3105.
- Rose, G. S., Rajendran, J., Manem, H., Karri, R., & Pino, R. E. [2012] "Leveraging memristive systems in the construction of digital logic circuits," *Proc. IEEE*, **100**(6), pp. 20342049.
- Rosenstein, M. T., Collins, J. J., & De Luca, C. J. [1993] "A practical method for calculating largest Lyapunov exponents from small data sets," *Physica D*, **65**(117).
- Strukov, D.B., Snider, G.S., Stewart, D.R., & Williams, R.S. [2008] "The missing memristor found," *Nature*, **453**, pp. 80–83.
- Strukov D. B., & Williams, R. S. [2009] "Exponetial ionic drift: fast switching and low volatility of thin-film memristors," Appl. Phys. A, 94, pp. 515–519.
- Vourkas, I., Papandroulidakis, G., Vasileiadis, N., & Sirakoulis, G. C. [2014] "Boolean Logic Operations and Computing Circuits Based on Memristors," *IEEE Transactions on Circuits and Systems II*, 61(12), pp.972–976.