Frank Sill
ABSTRACT
The reduction of leakage power has become an important issue for high performance designs. One way to achieve low-leakage and high performance designs is the use of multi-threshold techniques. In this paper, a new mixed-Vth (MVT) CMOS design technique is proposed, which uses different threshold voltages within a logic gate. This new technique allows the reduction of leakage power, while the performance stays constant. A set of algorithms is given assigning optimal distribution of gates. Results indicate that the new MVT approach can provide up to 40% leakage reduction by constant performance compared to dual-Vth (DVT) gate-level techniques.
- N.S. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J.S. Hu, M.J. Irwin, M. Kandemir, and V. Narayanan, Leakage Current: Moore's Law Meets Static Power, in IEEE Computer, p. 68, no. 12 (2003). Google Scholar
Digital Library
- J.K. Kao and A. Chandrakasan, Dual-Threshold Voltage Techniques for Low-Power Digital Circuits, in IEEE Journal of Solid State Circuits, p. 1009, no. 35 (2000).Google ScholarCross Ref
- M. Hansen, H. Yalcin, and J. P. Hayes, Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, in IEEE Design and Test, p. 72, no. 16 (1999). Google ScholarDigital Library
- T. Sakurai and A. Newton, Alpha-Power Law MOSFET Model and its Application to CMOS Inverter Delay and other Formulas, in IEEE Journal of Solid-State Circuits, pp. 584--594, no. 2 (1990).Google Scholar
- N. Sirisantana and K. Roy, Low-Power Design Using Multiple Channel Lengths and Oxide Thicknesses, in IEEE Design and Test of computers, pp. 56--63, no. 1 (2004). Google ScholarDigital Library
- L.Wei, Z. Chen, K. Roy, M. Johnson, Y. Ye, and V.K. De, Design and Optimization of Dual-Threshold Circuits for Low-Voltage Low-Power Applications, in IEEE Trans. on VLSI Systems, pp.16, no. 1 (1999). Google ScholarDigital Library
- W.Chen, W.Hang, P.Kudva, G.D. Gristede, S.Kosonocky and R.V.Joshi, Mixed Multi-Threshold Differential Cascode Voltage Switch (MT-DCVS) Circuit Styles and Strategies for Low Power VLSI Design, ISLPED'01, California, USA (2001). Google ScholarDigital Library
- T.Karnik, Y. Ye, J. Tschanz, L. Wei, S. Burns, V. Govindarajulu, V. De, and S. Borkar, Total Power Optimization by Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors, in Proceedings of the 39th conference on Design automation, New Orleans, Louisiana (2002). Google ScholarDigital Library
- V.Sundararajan and K.Parhi, Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits, in Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 139--144 (1999). Google ScholarDigital Library
- L.Wei, Z.Chen, and K.Roy, Mixed-vth (MVT) CMOS Circuit Design Methodology for Low Power Applications, in Proceedings of the 36th Design Automation Conference, pp. 430--435 (1999). Google ScholarDigital Library
- L.Wei, K. Roy, and V.De, Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs, in Proceedings of the 13th Int. Conference on VLSI Design, pp. 24--29 (2000). Google ScholarDigital Library
- L.Wei, K. Roy, and C. Koh, Power Minimization by Simultanous Dual-Vth Assignment and Gate-sizing, in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 413--416 (2000).Google Scholar
- M. Anis and M. Elmasry, in Multi-Threshold CMOS Digital Circuits, Kluwer Academic Publishers (2003).Google ScholarCross Ref
- H. Veendrick, in Deep-Submicron CMOS ICs, Kluwer Academic Publishers (2000).Google Scholar
- Berkeley Predictive Technology Model, www-device.eecs.berkeley.edu/~ptm (2002).Google Scholar
- United Microelectronics Cooperation, www.umc.com <http://www.umc.com>Google Scholar
- Taiwan Semiconductor Manufacturing Company Ltd., www.tsmc.comGoogle Scholar
Index Terms
- Low power gate-level design with mixed-Vth (MVT) techniques
Recommendations
Total leakage power optimization with improved mixed gates
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system designGate oxide tunneling current Igate and sub-threshold current Isub dominate the leakage of designs. The latter depends on threshold voltage Vth while Igate vary with the thickness of gate oxide layer Tox. In this paper, we propose a new method that ...
Impact of channel length, gate insulator thickness, gate insulator material, and temperature on the performance of nanoscale FETs
Aggressive technology scaling as per Moore's law has led to elevated power dissipation levels owing to an exponential increase in subthreshold leakage power. Short channel effects (SCEs) due to channel length reduction, gate insulator thickness change, ...
Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
A new analytical model for the gate threshold voltage ($$V_\mathrm{TG}$$VTG) of a dual-material double-gate (DMDG) tunnel field-effect transistor (TFET) is reported. The model is derived by solving the quasi-two-dimensional Poisson's equation in the ...
Comments