Hung D. Nguyen
ABSTRACT
An improved biasing scheme for NMOS cascode structures for linear voltage regulators is proposed for mixed-signal communication systems. The proposed regulator achieves approximately 40 dB power supply rejection over wide frequency range, 15 mA load current regulation, and a regulated voltage temperature coefficient of 6 ppm/°C. This paper also presents a modified Gilbert cell SiGe-based HBT voltage reference circuit for the proposed regulator. The bandgap circuit demonstrates a simulated line regulation of 95 dB at DC, 70 dB at 1 MHz, and a reference voltage temperature coefficient of 2 ppm/°C. The proposed regulator has been designed for the IBM SiGe BiCMOS 0.35-μm process.
- D. L. Harame, "Design automation methodology and rf/analog modeling for rf CMOS and SiGe BiCMOS technologies," IBM Journal of Research and Development, March/May 2003, 139--175. Google Scholar
Digital Library
- V. Gupta, and G. A. Rincon-Mora, "A low dropout, CMOS regulator with high PSR over wideband frequencies," Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium, Vol. 5 on 23-26 May 2005 Page(s): 4245--4248.Google Scholar
- J. M. Ingino, and V. R. Kaenel, "A 4-GHz clock system for a high-performance system-on-a-chip design," Solid-State Circuits, IEEE Journal, Vol 36, Issue 11, Nov. 2001 Page(s): 1693--1698.Google ScholarCross Ref
- B. Gilbert, "Monolithic voltage and current reference: Theme and Variations," in J. H. Huisjing (Eds): Analog Circuit Design, Kluwer Academic Publishers, 1996. Pages: 269--352. Google ScholarDigital Library
- V. Gupta, G. A. Rincon-Mora, and P. Raha, "Analysis and design of monolithic, high PSR, linear regulators for SoC applications," SOC Conference, 2004. Proceedings. IEEE International, 12-15 Sept. 2004 Page(s): 311--315.Google Scholar
- G. A. Rincon-Mora and P. E. Allen, "Optimized frequency-shaping circuit topologies for LDOs," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions, Vol 45, Issue 6, June 1998 Page(s): 703--708.Google ScholarCross Ref
- D. Evans, M. McConnell, P. Kawamura, and L. Krug , "SoC integration challenges for a power management/analog baseband IC for 3G wireless chipsets," Power Semiconductor Devices and ICs, 2004. Proceedings. ISPSD '04, The 16th International Symposium on 24-27 May 2004 Page(s): 77--80.Google Scholar
- D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS Op Amps with improved PSRR and common-mode input range," IEEE Journal of Solid-State Circuits, Vol SC-19, No 6, December 1984.Google Scholar
- J. D. Cressler and G. Niu, Silicon-Germanium Heterojunction Bipolar Transistors, Artech House Publishers, MA 2003.Google Scholar
- Dallas Semiconductor/Maxim, Appl. Note 883, "Improve power supply rejection for IC linear regulators". {Online} Available: http://www.maxim-ic.com/appnotes.cfm/appnote_number/883Google Scholar
Recommendations
A 71---76 GHz wideband receiver front-end for phased array applications in 0.13 μm SiGe BiCMOS technology
This paper presents the design of a millimeter-wave wideband receiver front-end in a 0.13 $$\upmu$$ým SiGe BiCMOS technology for phased array applications. The receiver front-end is suitable for a phased array time-division duplexing communication ...
A Low-Power and High-Gain Ultra-Wideband Down-Conversion Active Mixer in 0.18-$$\upmu $$μm SiGe Bi-CMOS Technology
This paper presents an ultra-wideband down-conversion mixer chip covering the frequency range from 3.1 to 10.6 GHz by using TSMC 0.18 $$\upmu $$μm SiGe BiCMOS technology. The architecture used is based on Gilbert-cell mixer, the combination of MOS ...
High power-supply-rejection (PSR) current-mode low-dropout (LDO) regulator
Modern system-on-a-chip (SoC) solutions suffer from limited on-chip capacitance, which means that the switching events of functionally dense ICs induce considerable noise in the supplies. This ripple worsens the accuracy of sensitive analog electronics, ...
Comments