Quming Zhou
ABSTRACT
To address the productivity bottlenecks in power analysis and optimization of modern systems, we propose to treat power as asignal and leverage the rich set of signal processing techniques. We first investigate the power signal properties of digital systems and analyze their limitations. We then study signal processing techniques to detect temporal and structuralcorrelations of power signals. Finally, we employ these techniquesto accelerate the simulation of an architecture-level power simulator. Our experiments with the SPEC2000 benchmark suite show that it is possible to accelerate power simulation by 100X without introducing significant errors at various resolution levels.
- L. Zhong et al, "RTL-aware cycle-accurate functional power estimation," IEEE Trans. Computer-aided Design, vol. 25, pp. 2103--2117, Oct. 2006. Google Scholar
Digital Library
- D. Stasiak et al, "Cell processor low-power design methodology," IEEE Micro, vol. 25, pp. 71--78, Dec. 2005. Google ScholarDigital Library
- T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in Proc. Intl. Conf. Parallel Architectures and Compilation Techniques, pp. 3--14, 2001. Google ScholarDigital Library
- R. Joseph, Z. Hu, and M. Martonosi, "Wavelet analysis for microprocessor design: Experiences with wavelet-based di/dt characterization," in Proc. Intl. Symposium High Performance Computer Architecture, pp. 36--46, 2004. Google ScholarDigital Library
- N. R. Potlapally et al, "Accurate power macro-modeling techniques for complex RTL components," in Proc. Intl. Conference VLSI Design, pp. 235--241, 2001. Google ScholarDigital Library
- S. Ravi, A. Raghunathan, and S. Chakradhar, "Efficient RTL power estimation for large designs," in Proc. Intl. Conference VLSI Design, pp. 431--439, 2003. Google ScholarDigital Library
- D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. Intl. Symposium Computer Architecture, pp. 83--94, 2000. Google ScholarDigital Library
- Sim-Panalyzer: The SimpleScalar-Arm Power Modeling Project, http://www.eecs.umich.edu/ panalyzer/.Google Scholar
- W. Ye et al, "The design and use of simplepower: A cycleaccurate energy estimation tool," in Proc. Design Automation Conference, pp. 340--345, 2000. Google ScholarDigital Library
- M. Powell and T. Vijaykumar, "Exploiting resonant behavior to reduce inductive noise," in Proc. Intl. Symposium Computer Architecture, pp. 288--299, 2004. Google ScholarDigital Library
- R. A. DeCarlo and P. M. Lin, Linear circuit analysis: Time domain, phasor, and Laplace transform approaches. Oxford University Press, 2001. Google ScholarDigital Library
- J. Kozhaya, S. Nassif, and F. N. Najm, "A multigrid-like technique for power grid analysis," IEEE Trans. Computer-Aided Design, vol. 21, pp. 1148--1160, Oct. 2002.Google ScholarDigital Library
- P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," Lecture Notes in Computer Science, vol. 1666, pp. 388--397, 1999. Google ScholarDigital Library
- S. M. Ross, Introduction to probability and statistics for engineers and scientists. Elsevier Academic Press, 2004.Google Scholar
- J. L. Henning, "SPEC CPU2000: Measuring CPU performance in the new millennium," Computer, vol. 33, pp. 28--35, July 2000. Google ScholarDigital Library
- J. J. Yi and D. J. Lilja, "Simulation of computer architectures: Simulators, benchmarks, methodologies, and recommendations," IEEE Trans. Computers, vol. 55, pp. 268--280, Mar. 2006. Google ScholarDigital Library
Index Terms
- Power signal processing: a new perspective for power analysis and optimization
Recommendations
Low-power MIMO signal processing
Special section on the 2001 international conference on computer design (ICCD)In this paper, we present a new adaptive error-cancellation (AEC) technique, denoted as multi-input-multi-output (MIMO)-AEC, for the design of low-power MIMO signal processing systems. The MIMO-AEC technique builds, on the previously proposed AEC ...
Ultra low-power signal processing in wearable monitoring systems: A tiered screening architecture with optimal bit resolution
Advances in technology have led to the development of wearable sensing, computing, and communication devices that can be woven into the physical environment of our daily lives, enabling a large variety of new applications in several domains, including ...
Coriolis mass flowmeter signal processing system based on time-varying signal model
In order to improve the signal processing effect and efficiency of Coriolis mass flowmeter, a signal processing system of Coriolis mass flowmeter based on time-varying signal model is designed. Based on the analysis of the structure and working ...
Comments