Jørgen Andreas Michaelsen
ABSTRACT
In this paper we present a system for adapting the bandwidth of a ΔΣ DAC based on the spectral contents of the input signal. By dynamically adjusting the bandwidth of the converter based on the transitory requirements of the input signal, quantisation noise can be suppressed further in frequency bands that are idle. It is shown how a compression scheme can be exploited to efficiently obtain the spectral information needed.
A simulation model of the system is used to quantify the performance gain experimentally. The results obtained from the simulations substantiate the claim of a performance increase that outweighs the complexity incurred by the approach for certain classes of input signals.
- J. A. Michaelsen, "Suppression of ΔΣ DAC Quantisation Noise by Bandwidth Adaptation," Cand.Scient. thesis, University of Oslo, May 2006. {Online}. Available: http://www.digbib.uio.no/publ/informatikk/2006/46168/ Michaelsen.pdfGoogle Scholar
- C. Dunn and M. Sandler, "Adaptive sigma-delta modulation for use in DACs," Electronics Letters, vol. 32, no. 10, pp. 867--868, May 1996.Google ScholarCross Ref
- M. C. Ramesh and K. S. Chao, "Sigma Delta Analog to Digital Converters with Adaptive Quantization," in Proceedings of the 40th Midwest Symposium on Circuits and Systems, 1997, vol. 1. IEEE, August 1997, pp. 22--25.Google Scholar
- C. M. Zierhofer, "Adaptive Sigma-Delta Modulation With One-Bit Quantization," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, no. 5, pp. 408--415, May 2000.Google ScholarCross Ref
- M. A. Aldajani and A. H. Sayed, "Stability and Performance Analysis of an Adaptive Sigma-Delta Modulator," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, no. 3, pp. 233--243, March 2001.Google ScholarCross Ref
- S. R. Norsworthy, "Quantization Errors and Dithering in ΔΣ Modulators," in Delta-Sigma Data Converters: Theory, Design, and Simulation, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. IEEE Press, 1997, ch. 3, pp. 75--140.Google Scholar
- J. Vankka, J. Lindeberg, and K. Halonen, "A Direct Digital Synthesizer with Tunable Delta Sigma Modulator," Analog Integrated Circuits and Signal Processing, vol. 38, no. 1, pp. 7--15, January 2004. Google ScholarDigital Library
- B. J. Farahani and M. Ismail, "Adaptive Digital Techniques to Suppress Quantization Noise of Analog to Digital Converters," in GLSVSLI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI, 2005, pp. 442--445. Google ScholarDigital Library
- P. D. Smet, F. Rooms, H. Q. Luong, and W. Philips, "Do not zero-pute: an efficient homespun MPEG-audio layer II decoding and optimization strategy," in MULTIMEDIA '04: Proceedings of the 12th annual ACM international conference on Multimedia. ACM Press, 2004, pp. 376--379. Google ScholarDigital Library
- M. L. Hilton, "Wavelet and Wavelet Packet Compression of Electrocardiograms," IEEE Transactions on Biomedical Engineering, vol. 44, no. 5, pp. 394--402, May 1997.Google ScholarCross Ref
- M. Rebeschini and P. F. Ferguson Jr., "Analog Circuit Design for ΔΣ DACs," in Delta-Sigma Data Converters: Theory, Design, and Simulation, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. IEEE Press, 1997, ch. 12, pp. 380--405.Google Scholar
- SystemC® Language Reference Manual, IEEE Std. 1666, 2005.Google Scholar
- P. D. Smet and I. Bruyland, "Optimized Recursive Subband Synthesis Windowing for Implementing Efficient MPEG Audio Decoders," IEEE Signal Processing Letters, vol. 10, no. 10, pp. 303--306, October 2003.Google ScholarCross Ref
- K. Konstantinides, "Fast Subband Filtering in MPEG Audio Coding," IEEE Signal Processing Letters, vol. 1, no. 2, pp. 26--28, February 1994.Google ScholarCross Ref
- J. B. Monteiro, A. Petraglia, and C. A. Leme, "Capacitor Charge Control Technique Applied to Digitally Programmable IIR Switched-Capacitor Filter," in 15th Symposium on Integrated Circuits and Systems Design. IEEE Computer Society, September 2002, pp. 68--73. Google ScholarDigital Library
- L. B. Jackson, "An Improved Martinez/Parks Algorithm for IIR Design with Unequal Numbers of Poles and Zeros," IEEE Transactions on Signal Processing, vol. 42, no. 5, pp. 1234--1238, May 1994.Google ScholarDigital Library
- (2001, January) Dynamic Testing of High-Speed ADCs, Part 2. Application Note 729. Maxim Integrated Products. {Online}. Available: http://www.maxim-ic.com/appnotes.cfm/appnote_number/729Google Scholar
Index Terms
- Suppression of delta-sigma DAC quantisation noise by bandwidth adaptation
Recommendations
Cascade delta-sigma modulator with pseudo-differential comparator-based switched-capacitor gain stage
A low-power, multi-stage delta-sigma modulator with comparator-based switched-capacitor (CBSC) gain stages is presented. The presented design eliminates the need for operational amplifiers and replaces them by comparators with current sources at their ...
All-digital gated ring oscillator $$\Delta \Sigma$$ΔΣ modulators
This paper presents all-digital time-mode $$\Delta \Sigma$$ΔΣ modulators. The proposed modulators consist of a voltage-to-time integrator, a seven-stage gated ring oscillator functioning as a 3-bit quantizer, and seven digital differentiators. A ...
Analysis of effect of feedback current variation in CT Delta-Sigma modulators with Gm-C integrators
In design of Continuous-time Delta-Sigma modulators, the feedback DAC (Digital-to-Analog Converter) is typically implemented with a switched current circuit. It is desired that these DAC current circuits provide constant current across clock cycles for ...
Comments